

Lead Free Package and Finish

N-channel 650V, 12A Power MOSFET

Description

The Power MOSFET is fabricated using the advanced planer VDMOS technology. The resulting device has low conduction resistance, superior switching performance and high avalanche energy.

Features


- ◆ Low $R_{DS(on)}$
- ◆ Low gate charge (typ. $Q_g = 41.9 \text{ nC}$)
- ◆ 100% UIS tested
- ◆ RoHS compliant

Applications


- ◆ Power factor correction.
- ◆ Switched mode power supplies.
- ◆ LED driver.

Product Summary

V_{DSS}	650V
I_D	12A
$R_{DS(on),max}$	0.8Ω
$Q_{g,typ}$	41.9 nC



TO-220F TO-220



N-Channel MOSFET



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	650	V
Continuous drain current ($T_c = 25^\circ\text{C}$) ($T_c = 100^\circ\text{C}$)	I_D	12 7.5	A A
Pulsed drain current ¹⁾	I_{DM}	48	A
Gate-Source voltage	V_{GSS}	± 30	V
Avalanche energy, single pulse ²⁾	E_{AS}	500	mJ
Peak diode recovery dv/dt ³⁾	dv/dt	5	V/ns
Power Dissipation TO-220F ($T_c = 25^\circ\text{C}$) Derate above 25°C	P_D	42 0.34	W W/ $^\circ\text{C}$
Power Dissipation TO-220 ($T_c = 25^\circ\text{C}$) Derate above 25°C		150 1.2	W W/ $^\circ\text{C}$
Operating junction and storage temperature range	T_J, T_{STG}	-55 to +150	°C
Continuous diode forward current	I_S	12	A
Diode pulse current	$I_{S,pulse}$	48	A

Thermal Characteristics

Parameter	Symbol	Value		Unit
		TO-220F	TO-220	
Thermal resistance, Junction-to-case	$R_{\theta JC}$	2.98	0.83	°C/W

Thermal resistance, Junction-to-ambient	$R_{\theta JA}$	110	62.5	$^{\circ}\text{C/W}$
---	-----------------	-----	------	----------------------

Package Marking and Ordering Information

Device	Device Package	Marking	Units/Tube	Units/Reel
JMA12N65C	TO-220	JMA12N65C	50	
JMF12N65C	TO-220F	JMF12N65C	50	

Electrical Characteristics


$T_c = 25^{\circ}\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Static characteristics						
Drain-source breakdown voltage	BV_{DSS}	$V_{\text{GS}}=0 \text{ V}, I_{\text{D}}=0.25 \text{ mA}$	650	-	-	V
Gate threshold voltage	$V_{\text{GS(th)}}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=0.25 \text{ mA}$	2	-	4	V
Drain cut-off current	I_{DSS}	$V_{\text{DS}}=650 \text{ V}, V_{\text{GS}}=0 \text{ V},$ $T_j = 25^{\circ}\text{C}$ $T_j = 125^{\circ}\text{C}$	-	-	1	μA
Gate leakage current, Forward	I_{GSSF}	$V_{\text{GS}}=30 \text{ V}, V_{\text{DS}}=0 \text{ V}$	-	-	100	nA
Gate leakage current, Reverse	I_{GSSR}	$V_{\text{GS}}=-30 \text{ V}, V_{\text{DS}}=0 \text{ V}$	-	-	-100	nA
Drain-source on-state resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}}=10 \text{ V}, I_{\text{D}}=6\text{A}$	-	0.64	0.8	Ω
Dynamic characteristics						
Input capacitance	C_{iss}	$V_{\text{DS}} = 25 \text{ V}, V_{\text{GS}} = 0 \text{ V},$ $f = 1 \text{ MHz}$	-	2000	-	pF
Output capacitance	C_{oss}		-	164	-	
Reverse transfer capacitance	C_{rss}		-	7.4	-	
Turn-on delay time	$t_{\text{d(on)}}$	$V_{\text{DD}} = 325 \text{ V}, I_{\text{D}} = 12 \text{ A}$ $R_G = 10 \Omega, V_{\text{GS}}=15 \text{ V}$	-	14.6	-	ns
Rise time	t_r		-	37.8	-	
Turn-off delay time	$t_{\text{d(off)}}$		-	69.3	-	
Fall time	t_f		-	15.8	-	
Gate charge characteristics						
Gate to source charge	Q_{gs}	$V_{\text{DD}}=520 \text{ V}, I_{\text{D}}=12 \text{ A},$ $V_{\text{GS}}=0 \text{ to } 10 \text{ V}$	-	10.8	-	nC
Gate to drain charge	Q_{gd}		-	15	-	
Gate charge total	Q_g		-	41.9	-	
Gate plateau voltage	V_{plateau}		-	5	-	
Reverse diode characteristics						
Diode forward voltage	V_{SD}	$V_{\text{GS}}=0 \text{ V}, I_{\text{F}}=12 \text{ A}$	-	-	1.5	V
Reverse recovery time	t_{rr}	$V_R=325 \text{ V}, I_{\text{F}}=12 \text{ A},$ $dI_{\text{F}}/dt=100 \text{ A}/\mu\text{s}$	-	450.4	-	ns
Reverse recovery charge	Q_{rr}		-	4.75	-	μC
Peak reverse recovery current	I_{rm}		-	21.1	-	A

Notes:

1. Pulse width limited by maximum junction temperature.
2. $L=10\text{mH}$, $I_{AS} = 10\text{A}$, Starting $T_j= 25^{\circ}\text{C}$.
3. $I_{SD} = 12\text{A}$, $di/dt \leq 100\text{A}/\mu\text{s}$, $V_{DD} \leq \text{BV}_{\text{DS}}$, Starting $T_j= 25^{\circ}\text{C}$.

VD MOS Product Names Rules



Electrical Characteristics Diagrams

Figure 1. Typical Output Characteristics




Figure 3. On-Resistance Variation vs. Drain Current




Figure 5. Breakdown Voltage vs. Temperature




Figure 2. Transfer Characteristics




Figure 4. Threshold Voltage vs. Temperature




Figure 6. On-Resistance vs. Temperature




Figure 7. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area

TO-220F




Figure 11. Power Dissipation vs. Temperature

TO-220F




Figure 8. Gate Charge Characteristics




Figure 10. Maximum Safe Operating Area

TO-220




Figure 12. Power Dissipation vs. Temperature

TO-220




Figure 13. Continuous Drain Current vs. Temperature




Figure 14. Body Diode Transfer Characteristics




Figure 15 Transient Thermal Impedance, Junction to Case, TO-220F







Figure 16. Transient Thermal Impedance, Junction to Case, TO-220




Gate Charge Test Circuit & Waveform



Unclamped Inductive Switching Test Circuit & Waveforms




Mechanical Dimensions for TO-220



SYMBOL	mm		
	MIN	NOM	MAX
A	4.37	4.57	4.70
A1	1.25	1.30	1.40
A2	2.20	2.40	2.60
b	0.70	0.80	0.95
b2	1.17	1.27	1.47
c	0.45	0.50	0.60
D	15.10	15.60	16.10
D1	8.80	9.10	9.40
D2	5.50	-	-
E	9.70	10.00	10.30
E3	7.00	-	-
e	2.54 BSC		
e1	5.08 BSC		
H1	6.25	6.50	6.85
L	12.75	13.50	13.80
L1	-	3.10	3.40
ΦP	3.40	3.60	3.80
Q	2.60	2.80	3.00

Mechanical Dimensions for TO-220F



SYMBOL	mm		
	MIN	NOM	MAX
E	9.96	10.16	10.36
A	4.50	4.70	4.90
A1	2.34	2.54	2.74
A4	2.56	2.76	2.96
c	0.40	0.50	0.65
D	15.57	15.87	16.17
H1		6.70REF	
e		2.54BSC	
L	12.68	12.98	13.28
L1	2.88	3.03	3.18
φP	3.03	3.18	3.38
φP3	3.15	3.45	3.65
F3	3.15	3.30	3.45
G3	1.25	1.35	1.55
b1	1.18	1.28	1.43
b2	0.70	0.80	0.95

Disclaimer

The content specified herein is for the purpose of introducing JMW's products (hereinafter "Products"). The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

JMW does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of the Products or technical information described in this document.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). JMW shall bear no responsibility in any way for use of any of the Products for the above special purposes.

Although FJMW endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a JMW product.

The content specified herein is subject to change for improvement without notice. When using a JMW product, be sure to obtain the latest specifications.