



General Description


- Low $R_{DS(on)}$ & FOM
- Extremely low switching loss
- Excellent stability and uniformity
- Fast switching and soft recovery

Applications

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply

Product Summary

V_{DS}	100	V
$R_{DS(on),Typ} @ V_{GS}=10V$	12	mΩ
I_D	45	A



Absolute Maximum Ratings ($T_A=25^{\circ}C$ unless otherwise noted)

Parameter		Symbol	Limit	Unit
Drain-source Voltage		V_{DS}	100	V
Gate-source Voltage		V_{GS}	± 20	V
Drain Current	$T_C=25^{\circ}C$	I_D	45	A
	$T_C=100^{\circ}C$		28.5	
Pulsed Drain Current ^A		I_{DM}	180	A
Avalanche energy ^B		E_{AS}	81	mJ
Total Power Dissipation ^C	$T_C=25^{\circ}C$	P_D	72	W
	$T_C=100^{\circ}C$		28.8	
Junction and Storage Temperature Range		T_J, T_{STG}	-55~+150	$^{\circ}C$

Thermal resistance

Parameter		Symbol	Typ	Max	Units
Thermal Resistance Junction-to-Ambient ^D	$t \leq 10S$	$R_{\theta JA}$	15	20	$^{\circ}C/W$
Thermal Resistance Junction-to-Ambient ^D	Steady-State		40	50	
Thermal Resistance Junction-to-Case	Steady-State	$R_{\theta JC}$	1.35	1.7	

Electrical Characteristics ($T_j=25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=250\mu A$	100			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=100, V_{GS}=0V$			1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$			± 100	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	1	1.7	3	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS}=10V, I_D=20A$		12	17	m Ω
		$V_{GS}=4.5V, I_D=20A$		17	21.5	m Ω
Diode Forward Voltage	V_{SD}	$I_S=20A, V_{GS}=0V$			1.3	V
Maximum Body-Diode Continuous Current	I_S				45	A
Gate resistance	R_G	$f=1\text{ MHz, Open drain}$		1		Ω
Dynamic Parameters						
Input Capacitance	C_{iss}	$V_{DS}=50V, V_{GS}=0V, f=1\text{ MHz}$		1064		pF
Output Capacitance	C_{oss}			374		
Reverse Transfer Capacitance	C_{rss}			17		
Switching Parameters						
Total Gate Charge	Q_g	$V_{GS}=10V, V_{DS}=50V, I_D=25A$		16		nC
Gate-Source Charge	Q_{gs}			5.6		
Gate-Drain Charge	Q_{gd}			2.4		
Reverse Recovery Charge	Q_{rr}	$I_F=20A, di/dt=100A/\mu s$		42		ns
Reverse Recovery Time	t_{rr}			39.8		
Turn-on Delay Time	$t_{D(on)}$	$V_{GS}=10V, V_{DD}=50V, I_D=25A$ $R_{GEN}=2.2\Omega$		39.2		ns
Turn-on Rise Time	t_r			11		
Turn-off Delay Time	$t_{D(off)}$			53.2		
Turn-off fall Time	t_f			15.8		

A. Repetitive rating; pulse width limited by max. junction temperature.

B. $V_{DD}=50V, R_G=25\Omega, L=0.5\text{mH}, I_{AS}=25A,$.

C. Pd is based on max. junction temperature, using junction-case thermal resistance.

D. The value of RqJA is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^{\circ}\text{C}$. The Power dissipation PDSM is based on R qJA $\leq 10s$ and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design.

Typical Performance Characteristics




Figure1. Output Characteristics




Figure2. Transfer Characteristics




Figure3. Capacitance Characteristics




Figure4. Gate Charge




Figure5. : On-Resistance vs. Drain Current and Gate Voltage




Figure6. Normalized On-Resistance




Figure7. Drain current




Figure8.Safe Operation Area






Figure9.Normalized Maximum Transient thermal impedance

Ordering and Marking Information

Ordering Device No.	Marking	Package	Packing	Quantity
JMA100R160NP-T	100R160N	TO-220	Tube	50/Tube

PACKAGE	MARKING
TO-220	 <p>The diagram shows a rectangular marking area on a TO-220 package. In the center, the part number '100R160N' is printed. Above it, there are two empty boxes representing the Lot Number, with an arrow pointing to the label 'Lot Number'. Below the part number, there are four empty boxes representing the Date Code, with an arrow pointing to the label 'Date Code'.</p>

TO-220



Disclaimer

The content specified herein is for the purpose of introducing JMW's products (hereinafter "Products"). The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

JMW does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of the Products or technical information described in this document.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). JMW shall bear no responsibility in any way for use of any of the Products for the above special purposes.

Although JMW endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a JMW product.

The content specified herein is subject to change for improvement without notice. When using a JMW product, be sure to obtain the latest specifications.